Power Supply Rejection For Low Jitter Clocks
Hardware designers are routinely challenged to increase functional density while shrinking the overall PCB footprint of each new design. One significant challenge is minimizing clock jitter through careful board design while meeting the design's functional and space requirements.
This application note from Silicon Labs analyzes how to best manage the power supply to achieve the lowest clocking jitter.
Simply fill out the form to get immediate access to your application note.